Product Summary

The BS616LV4017EIP-70 is a high performance, very low power CMOS Static Random Access Memory organized as 262,144 words by 16 bits and operates from a wide range of 2.4V to 5.5V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.45uA at 3.0V/25oC and maximum access time of 55ns at 3.0V/85oC. Easy memory expansion is provided by an active LOW chip enable (CE),active LOW output enable(OE) and three-state output drivers. The BS616LV4017EIP-70 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The BS616LV4017EIP-70 is available in DICE form, JEDEC standard 44-pin TSOP Type II package and 48-ball BGA package.

Parametrics

BS616LV4017EIP-70 absolute maximum ratings: (1)Terminal Voltage with Respect to GND: -0.5 to Vcc+0.5 V; (2)Temperature Under Bias: -40 to +85 ℃; (3)Storage Temperature: -60 to +150 ℃; (4)Power Dissipation: 1.0 W; (5)DC Output Current: 20 mA.

Features

BS616LV4017EIP-70 features: (1)Wide Vcc operation voltage : 2.4~5.5V; (2)High speed access time: -55 55ns, -70 70ns; (3)Automatic power down when chip is deselected; (4)Three state outputs and TTL compatible; (5)Fully static operation.

Diagrams

BS616LV4017EIP-70 block diagram

BS616UV4020
BS616UV4020

Other


Data Sheet

Negotiable 
BS616UV4016AIG10
BS616UV4016AIG10

Other


Data Sheet

Negotiable 
BS616UV4010EI
BS616UV4010EI

Other


Data Sheet

Negotiable 
BS616UV4010EC
BS616UV4010EC

Other


Data Sheet

Negotiable 
BS616UV4010DI
BS616UV4010DI

Other


Data Sheet

Negotiable 
BS616UV4010DC
BS616UV4010DC

Other


Data Sheet

Negotiable